AMENDMENTS TO THE CLAIMS:

1. (Currently amended) A method of making an electronic interconnection, said method comprising:

for a signal line to be interconnected, using a plurality of bonding wires configured to provide a controlled impedance effect; and

providing a dielectric material such that a predetermined distance is maintained by said dielectric material separating a first bonding wire and a second bonding wire of said plurality of bonding wires to provide at least a part of said controlled impedance effect by co-dispensing said bonding wires in said plurality of bonding wires so that said bonding wires are separated by a predetermined distance and by co-dispensing a dielectric material with said bonding wires, said dielectric material thereby maintaining said predetermined distance of said bonding wires.

- 2. (Previously presented) The method of claim 1, wherein said plurality of bonding wires is configured such that a first bonding wire is located a predetermined distance above a second bonding wire to provide at least a part of said controlled impedance effect.
- 3. (Previously presented) The method of claim 1, wherein said plurality of bonding wires is configured such that a first bonding wire is located a predetermined distance alongside a second bonding wire to provide at least a part of said controlled impedance effect.

4. (Original) The method of claim 1, wherein one of a first bonding wire and a second bonding wire of said plurality of bonding wires is grounded.

5. (Canceled)

- 6. (Previously presented) The method of claim 1, wherein said dielectric material is periodically placed along a length of said plurality of bonding wires.
- 7. (Previously presented) The method of claim 1, wherein said dielectric material is continuously placed along a length of said plurality of bonding wires.
- 8. (Previously presented) The method of claim 1, wherein said dielectric material comprises an ultraviolet-cured epoxy.
- 9. (Original) The method of claim 3, wherein a third bonding wire is located a predetermined distance alongside said first bonding wire and said second bonding wire.

10-11. (Canceled)

12. (Previously presented) The method of claim 1, wherein said bonding wires of said signal line comprise a plurality of round bonding wires.

Docket No. YOR920030378US1 (YOR.489)

- 13. (Previously presented) The method of claim 1, wherein said bonding wires of said signal line comprise a plurality of ribbon bonding wires.
- 14. (Previously presented) The method of claim 1, wherein said bonding wires of said signal line comprise a combination of at least one round bonding wire and at least one ribbon wire.
- 15. (Original) The method of claim 1, wherein said plurality of bonding wires for said signal comprises a microstrip.
- 16. (Original) The method of claim 1, wherein said plurality of bonding wires for said signal comprises a coplanar waveguide.
- 17. (Original) The method of claim 1, wherein said signal comprises a single-ended signal.
- 18. (Original) The method of claim 1, wherein said signal comprises a differential signal.
- 19. (Previously presented) The method of claim 1, wherein said dielectric material includes particles having a high dielectric constant.
- 20. (Original) The method of claim 19, wherein said particles comprise at least one of glass and ceramic.

Serial No. 10/722,432

Docket No. YOR920030378US1 (YOR.489)

21. (Original) The method of claim 19, wherein a spacing of intervals of said particles permits

an effect of one of a filter and an impedance transformer.

22. (Original) The method of claim 6, wherein a spacing of said dielectric material permits an

effect of one of a filter and an impedance transformer.

23. (Previously presented) A method of reducing high frequency parasitic effects in a chip

transition, said method comprising:

for a signal in said transition, using a plurality of bonding wires configured to provide a

controlled impedance effect as due to a predetermined distance between said plurality of bonding

wires and a dielectric material co-dispensed with said plurality of bonding wires.

24. (Previously presented) A method of fabricating an electronic component, said method

comprising:

for a device in said electronic component, using a plurality of bonding wires configured

to provide a controlled impedance effect for a signal line connecting to said device, wherein said

controlled impedance is due to a predetermined distance between said plurality of bonding wires

for said signal line and a dielectric material co-dispensed with said plurality of bonding wires.

25. (Withdrawn-currently amended) An electronic component comprising:

at least one signal line interconnected such that a plurality of bonding wires is configured

to provide a controlled impedance effect for said signal line, wherein both a signal current and a

return current are conducted by said plurality of bonding wires by having said plurality of bonding

5

wires separated a predetermined distance apart and by having a dielectric material separating said plurality of bonding wires, said predetermined distance established by co-dispensing said plurality of bonding wires and said dielectric material during a fabrication of said electronic component.

26. (Withdrawn) An electronic apparatus comprising:

at least one electronic component having at least one signal line interconnected in accordance with claim 25.

27-28. (Canceled)

29. (Currently amended) A method of providing a signal from a chip, said method comprising:

for a signal of said chip, providing a controlled impedance signal line comprising a plurality of bonding wires configured to be separated by a predetermined distance, said controlled impedance being designed to be near in a value to at least one of an impedance of a circuit of said chip and an impedance of a circuit to which said signal line is interconnecting said chip circuit,

wherein said predetermined distance is maintained by a dielectric material, said controlled impedance being determined by said predetermined distance and a dielectric constant of said dielectric material <u>and established by co-dispensing said plurality of bonding wires and co-dispensing said dielectric material during a fabrication of said chip.</u>

30. (Previously presented) The method of claim 29, wherein said plurality of bonding wires are arranged in one of a microstrip configuration and a coplanar waveguide configuration.

Serial No. 10/722,432

Docket No. YOR920030378US1 (YOR.489)

31. (Previously presented) The method of claim 1, wherein both a signal current and a return

current are conducted by said plurality of bonding wires.

32. (Previously presented) The method of claim 1, wherein said controlled impedance effect

results from an electromagnetic coupling amongst the bonding wires in said plurality of bonding

wires for said signal line.

7